

TRAX: A Nexus 5001-compatible Real-time Trace Tool for SoC Debug

Akilesh Parameswar Dhanendra Jani Marc Gauthier Victor Prupis

tensilica

Hardware Engineering

Tensilica Inc.

Software Engineering



Tensilica's processors

- Xtensa configurable and extensible
- Diamond standard cores
- <u>http://www.tensilica.com/</u> for more details

... are extensively used in complex SoCs

- multiple heterogenous processor core systems
- running sophisticated software
- with many HW and SW interactions

Debug is vital

- · we already provide the traditional run-control debug
- debugger \rightarrow JTAG \rightarrow OCD (on-chip debug) HW of core



Non-intrusive debug

· real-time visibility

Debug of the deployed system

small footprint

How did I get here?

cause of bug distant from detection

Multi-core systems

• interactions between multiple processors

Chip pins are limited



Real-time trace addresses these issues

How to implement for Xtensa processors ?


roll our own ? ...pick existing standard ?

Nexus 5001 Forum Standard

- debug and trace well considered
- existing third-party HW and SW ecosystem
- excellent compression of trace possible
- forum quite open to feedback of improvements

Tensilica's real-time trace product – TRAX

• <u>TRace Analyzer for Xtensa</u>





Nexus 5001 compatible

On-chip trace

addresses bandwidth and pin-count challenges

Traces program flow only

Provides good compression

less than one bit of trace data per instruction executed

Small area

- TraceCompressor less than 10K gates
- 4KB of TraceRAM covers the majority of debug needs

PC-based triggering

Multi-core support and cross-triggering

Nexus Implementation Choices

Small subset of Nexus messages (four)

- only traditional branch messages
- sync message for resource-full conditions

All branches treated as indirect

- allows backwards decompression of trace
- takes away the need for periodic sync messages

8-bit AUX port width


- 2 bits for control (MSEO) and 6 bits for payload (MDO)
- 32-bit rd/wr interface to TraceRAM four parallel AUX ports


Buffer in TraceCompressor ensures no overflow


Nexus Recommended Registers

- did not fit with existing debug mechanisms
- did use Nexus FSM for accessing registers

tensilica









Small and simple trace solution

First generation trace product


- main focus was on light footprint solution
- we will grow the product based on user feedback

Thank you for your attention !!



Supplementary Slides

tensilica Automatic Generation of Application-Specific Embedded Processors





Receives PC and CTI/exception/interrrupts/etc info from TracePort

Creates Nexus messages

Message	Variable field	Variable field	Fixed field	Fixed field	Fixed field
Branch	U-ADDR	I-CNT	B-TYPE	-	TCODE
Br w Sync	F-ADDR	I-CNT	B-TYPE	DCONT	TCODE
Sync	PC	I-CNT	-	DCONT	TCODE
Correlate	-	I-CNT	EVCODE	-	TCODE

To 8-bit AUX port width

- 2 bits for control (MSEO), 6 bits for payload (MDO)
- Writes trace data to TraceRAM
- Houses trace control registers and logic



Circular buffer

ensures maximum trace window size

32-bit interface

· four AUX width read or write in a cycle

Configurable size

• 512B to 256KB

Trace data read-out through JTAG interface


• no effect on chip pin count

<u>Fi</u> le <u>E</u> dit Refac <u>t</u> or <u>N</u> avigate Se <u>a</u> rch <u>P</u> roject Tools <u>R</u> un <u>W</u> indo	w <u>H</u> elp	
Image: Second state Image: Second state	Active 👻 . 🛛 Run 👻 Profile 👻 Debug 👻 Trace 👻 🖉 🥨 🚺 🍳	• 🖄 🕫 🛷 📑 🛍
🖍 Timeline 🗙 🗖 🗖	Trace Disassembly Raw Trace 📕 Trace Capture 🛙	- 8
Displayed tracefile: /HelloWorld/bin/DC_B_232L/TraceInfo/Debug/HelloWorl \bigtriangledown		🕲 🏢 🗊 🕨 🗊 🗙 Help 🏹
Q IP Q 등 \$ \$ P P P .c ▶ 🕅 📑 IP X		
Trace Flow	Stop trigger	Save Trace
main		Trace file: tracefile1
	Address / Symbol: printf	
Function Name Address Start count	Range mask: 0x0 - mask lower 0 bits Range - Lower: printf	Advanced triggers
▷ main d0000b9c 2	Range - Upper: printf	Stop trigger on Cross Trigger Input Off
	Fires when PC is inside \checkmark masked range	Stop trigger on Processor Trigger Input Off
	Continue for 100 countdown units	Drive Cross Trigger Out Off Drive Processor Trigger Out Off
	Countdown unit O byte instruction	Drive Processor Trigger Out Off
	Sync period 1 every 256 V	
< /// >		
& Trac ∞ 🔭 🗖 🖬 main.c ∞ 🔒 printf.c 🔭 🗖 🗖		
✓ #include <stdio.h></stdio.h>		
⇔ ⇔ @ □ ♀ ※ int main(int argc, char **argv)		
▽ Be HelloWorld ▲ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □		
* 🖉 Din }		
▽ ➢ DC_B_232L ▽ ➢ TraceInfo		
✓ Debug		
▽ 🧁 HelloW(
Hello'		
E tracel		
	• ///	

<u>F</u> ile <u>E</u> dit Refac <u>t</u> or <u>N</u> avigate Se <u>a</u> rch	<u>P</u> roject Tools <u>R</u> un	<u>Wi</u> ndow <u>H</u> elp				
📬 ▾ 📓 👜 🗟 🐹 P: HelloWorld ▾ C	: DC_B_232L + T: Debug + I	Build Active 👻 .	Run ∀ Profile	✓ Debug ♥ 1	Frace ¥	🗈 🅸 📑 🖬
🖞 💿 w 🖪 🍳 • 🕭 🔗 🕍 • 🖗 • 🎕	-	,		2		
) 🔿 👁 📭 📄 :		Trees Die		Deve Trees	▽ □ □
Displayed tracefile: /HelloWorld/bin/DC_B_23					Raw Trace	
Trace Flow	2L/TraceInio/Debug/Hellowo	_	Disassem	bled Instru	ctions	
Trace Flow		E	printf			
main			Block 2			
printf			Block	Address	Instruction	*
Function Name	Address Start cou	nt End cou 📤		_	/home/akilesh/test_	trax/workspace/Hellc
✓ main	d0000b9c 2	3			printf	
Debug exception in OCD mode	0 1	1			printf(fmt, va_alist)	
∽ ♦ printf	d0000c2c 4	25			char *fmt;	
▽ ● vfprintf	d0000d08 26	42			va_dcl	
_WindowOverflow4	d0000000 27	31			#endif	
✓ ● _vfprintf_r	d0000d28 43	95	⇔ 2		entry a1, 80	
_WindowOverflow8	d0000080 48	57			or a11, a2, a2	
▽ 🍳 localeconv	d0004574 64	82			s32i a7, a1, 36	
_WindowOverflow8	d0000080 65	74 👻			s32i a6, a1, 32	
• ///		*			s32i.n a5, a1, 28	
😪 Trac 🛛 🎽 🗖 🚺 🕼 findfp.c	d main.c 🚺 printf.c 🛛	»₄ □□			s32i.n a4, a1, 24	
v printf(fmt,		+			s32i.n a3, a1, 20	
char	*fmt;				s32i.n a2, a1, 16	
🗢 🗢 🎕 📄 🚖 🗶 🛛 va_d	cl	_				<_ResetVector_litera
▼ BelloWorld ▲ #endif					addi a14, a1, 16 addi a12, a1, 48	
⊽ ⇔bin int ret;					movi.n a13, 4	
▽ 🗁 DC_B_232L va_list a	ıp;				s32i.n a13, a1, 8	
Tracelnfo					s32i.n a12, a1, 0	
V Debug #ifdef _HAVE_STDC					s32i.n a14, a1, 4	
∀	va_start (up; int);				int ret;	
Hello' #else					va_list ap;	
#endif					•	_CHECK_INIT (_stdo
	mintf (stdout n (DEEN	TT) fmt 🗡			#ifdef HAVE STD	
		· · ·				

<u>File Edit Refactor Navigate Search Project Tools</u>	<u>R</u> un <u>W</u> indow <u>H</u> elp	
] ➡ ➡ ➡ ➡ ➡ ► P: HelloWorld ▼ C: DC_B_232L ▼ T: [] ∰ ▼ ₩ ▼ ♥ ♀ ♥ ♥	Debug ▼ Build Active ▼ .	v 🖪] 💁 / 🤌 🧭 🔛 🛱
🕐 Timeline 🗴 📃 🗖	Trace Disassembly Raw Trace 📕 Trace Capture 😫	- 8
Displayed tracefile: /HelloWorld/bin/DC_B_232L/TraceInfo/De \bigtriangledown		🕲 🔛 🗰 🕨 🗊 🗶 Help 🏹
ରୁ ବ୍ୟ 😓 🜷 ବ୍ୟ 👁 .ଜ 🕨 🎉 📑 🗰 🗙		
Trace Flow	Stop trigger	ave Trace
main Function Name Address Star > main d0000b9c <pre> function Name Address Star doublecome function functio</pre>	Address / Symbol: Range mask: 0x0 - mask lower 0 bits Range - Lower: Range - Upper: Fires when PC is inside Y masked range	ave Trace Frace file: tracefile1 dvanced triggers Stop trigger on Cross Trigger Input On Stop trigger on Processor Trigger Input Off On trigger Trive Cross Trigger Out On trigger On trace halt
✓ ➡ Hellow ➡ Hello' ➡ tracet ➡ tracet ▼		





TRAX is a HW / SW solution for nonintrusive real- time trace debug

Unparalleled Visibility into SoC

Programmers can debug programs without interfering with program execution


Improves Developer Productivity

- Minimal silicon area requirements due to buffer compression
 - Design-selected trace buffer depth for optimal visibility/cost tradeoff balancing

IEEE-ISTO Nexus 5001 compatible

Available for both Tensilica Xtensa configurable and Diamond Standard processors





Program Counter based instruction trace

On chip compression technology achieves < 1 bit per sample

- Minimal memory required = tiny silicon footprint
- Rapid download speeds
- User-configurable memory sizes depending on trace depth needs
 - 512 bytes to 256 KB
- Flexible Triggering mechanisms
- Debug and Trace software execution within the Xtensa Xplorer IDE
 - Analyze and display the annotated disassembly of the program

tensilica TRAX Specifications


Traces all changes in program flow ("PC" = program counter)

Including exceptions and interrupts

Uses circular on-chip trace buffer to capture trace stream

- User-supplied trace buffer
 - User can implement buffer as RAM or FIFO
- Configurable trace memory size from 512 bytes to 256 KB
- Approx 1000-2000 instructions traced per KB of trace memory
 - Employs trace compression (varies with code set)
- Accepts PC-based triggers and external trigger event inputs (see later slide)
- Software tools convert compressed trace into an annotated program disassembly
- Graphical software tools to display trace data and perform debugging

TRAX: HW+SW Conceptual Diagram



Compressed data communicated off-chip via TAP controller

🖝 xt-traxcmd

- Controls trace compression hardware
- Accepts triggering commands
- Connects to XOCD
- Produces trace data file

🖉 xt-traxview

- Reads in executable binary (ELF) and trace data file
- Decompresses trace
- Prints out disassembled program

Trace GUI inside Xplorer IDE

tensilica



🖉 User can

- Set a stop trigger via PC address or address range
- Manually stop execution by executing stop trigger
- Set the amount of trace to capture after a stop trigger

Trace Compressor hardware has two external inputs and outputs

 Enable cross triggering between processors and other RTL blocks



Hardware deliverables

- TRAX RTL to connect to the trace port of a Diamond Standard Processor or Xtensa configurable processor
 - Compression and trigger logic: approx. 9000 gates
 - Trace buffer size is user-configurable
 - User must connect a RAM or FIFO for the Trace Buffer
- EDA scripts to integrate with processor

Software components

• GUI-based tools integrated into Xplorer IDE